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This thesis examines a floating gate device (FGD) structure available under
standard (digital) CMOS manufacturing processes and puts forth two applications for 
these devices. 
The first application is the creation of a tunable current mirror.  Inclusion of the 
FGD structure allows the legs of the mirror to be electronically tweaked to compensate
for mismatch. Experimental data is presented on this device structure’s performance. 
The second application explores using the FGD structure as a tunable resistor.  
Operation of the FGD in this manner creates the possibility of an electrically tunable
beta-multiplier current reference.  This tunability allows theoretical adjustment of both 
the generated reference current as well as a selectable temperature performance.  
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Although integrated circuit processing is the most precise manufacturing
technique in history, it is still not perfect.  Oxide encroachment and other forms of
process variation combine to make the task of having a given circuit perform exactly as 
expected extremely challenging.  Other environmental effects, such as temperature 
variation, may also cause performance deviance. 
Design techniques such as common-centroid layout and using device sizes much 
larger than process minimums can help to reduce the manufacturing induced error in 
systems, but these practices are far from perfect.
A more reliable alternative is to design circuits so that critical components can be 
adjusted after fabrication to compensate for both manufacturing problems as well as a 
given operating environment.  Traditionally this has required laser trimming or non-
standard manufacturing steps for special structures; these techniques tend to be slow, 
limited in scope, or expensive.
This thesis explores the use of an innovative programmable device structure that 
is available in standard CMOS processes to allow post manufacturing electric tunability
to critical design areas.  Two commonly used circuits that are typically sensitive analog





   
 
2 
This thesis begins by examining a floating gate device (FGD) that will allow 
design tunability when properly utilized.  The FGD’s operating characteristics and 
adjustability will be examined.  Next, the FGD will be used to modify a simple current 
mirror. This modification will be tested for its ability to tune out mismatch and produce 
well matched currents.  Finally, a tunable current reference will be put forth.  This 
circuit’s ability to handle fine tuning adjustments to its current output as well as its 
temperature characteristics will be discussed.  Possible future works concerning FGDs 
















The device providing an electrical tunability for the two circuits presented is
Ohsaki’s EEPROM floating gate device (FGD) structure for standard CMOS processes 
[1].  This innovative design allows a tunable threshold MOSFET to be implemented in a 
single polysilicon layer process without additional fabrication steps (beyond the standard 
CMOS process flow).
2.2 Physical Structure of Programmable Device 
The device structure consists of two MOSFETs, one pMOS and one nMOS,
connected together through the joining of their gates as shown in Figure 2.1. 
As one would expect with the FGD structure being designed to operate as a 
MOSFET, the external connections of the device strongly resemble conventional 
MOSFET nodes.  The source and drain connections are created exactly as they are in a 
normal MOSFET using the appropriate half of the FGD structure as shown in Figure 2.1.   
The device type is determined by how the external leads are connected since this
type of FGD contains both FET types. The particular configuration shown in Figure 2.1 





    







nMOS structure as the source and drain connections for the device.  Utilizing
technologies that provide isolation of the bulk on the nMOS side of the FGD, such as 
Silicon-on-Insulator (SOI), creates the possibility of a pMOS flavor of the FGD by
allowing more control gate drive than simply driving the source and drain.  Notice that
the joined gates have no external connections.  This forms the floating gate of the FGD 
structure. 
The gate connection, however, does differ from the conventional form.  The gate 
connection (or “control gate”) is formed by taking all of the connections of the device 
that are on the opposite half of the FGD (the source, drain, and body connections) and 
tying them together (such as in a MOSCAP).  This connection is labeled “control gate” in 
Figure 2.1 and is formed from the pMOS section of the FGD. 




“control gate” node 
nMOS pMOS 
source and drain nodes 
p-substrate 

















2.3 Operating Characteristics of Programmable Structures 
Under normal circumstances this programmable structure operates exactly as a 
conventional MOSFET of the appropriate type (nMOS or pMOS).  Each of the external
connections (source, drain, and control gate) function as they would for any other 
MOSFET.  What makes this structure different is the inclusion of an internal floating
gate.
The floating gate is used as a charge storing area.  By varying the amount of 
charge trapped on this gate, the operator can vary the threshold voltage of the MOS 
device, effectively creating a voltage level shift. The trapped charge creates a virtual
voltage source that functions like that shown in Figure 2.2 where VADJ is the DC voltage 
adjustment to the MOS threshold voltage induced by charge trapped on the floating gate.  
Simulations attempting simple modification of model parameters, such as using the
common radiation induced threshold shift-modeling technique of adjusting VTO [3]
produced results that conflicted with experimentation.  Depending upon the amount of 
charge trapped, this shifting allows a variation of the threshold over a positive or negative
range.  Thus, a single FGD structure can function as an enhancement-mode MOSFET or 
as a depletion-mode MOSFET.  This charge storing technique is very popular with a 
wide variety of conventional programmable devices.  The difference is that historical use 
of this principle has required a second layer of polysilicon to be formed as the external 















not requiring a second polysilicon layer, do require add-ons such as current injection 
ports as in [5].  The Ohsaki FGD is unique in that it does not require two polysilicon 
layers or any other specialized processing.
VADJ 
Figure 2.2.  Model of Floating Gate Threshold Voltage Adjustment 
2.4 Programming/Deprogramming Techniques 
This thesis defines programming a FGD as increasing the number of electrons 
trapped on the floating gate of the device, which increases the nMOS threshold voltage, 
VTH. Deprogramming, or erasing, is the exact opposite operation. 
There are two methods of performing both of these procedures.  The first method, 
Fowler-Nordheim tunneling, is both the most flexible and most predictable method.  
Fowler-Nordheim tunneling is accomplished by creating a powerful field across a gate 
oxide that enables electrons to tunnel through the oxide.  The two key guidelines to this 
type of programming and deprogramming are insuring the field strength is high enough
to enable tunneling (6.4 MV/cm [6]), while maintaining low enough field strength to 
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m 
w h er e E i nj i s t h e fi el d str e n gt h at t h e o xi d e s urf a c e t hr o u g h w hi c h t h e t u n n eli n g will 
o c c ur.  A 6. 4 M V/ c m i nj e cti o n fi el d r es ults i n a n i nj e cti o n c urr e nt d e nsit y of 2. 7 4 μ A/ m 2 . 
T his pr o d u c es e xtr e m el y l o w t u n n eli n g c urr e nts wit h d e vi c e f e at ur e si z es at t h e s u b-
mi cr o n l e v el. 
H ot el e ctr o n i nj e cti o n is t h e m or e li mit e d of t h e t w o pr o gr a m mi n g o pti o ns.  T his 
t e c h ni q u e i n v ol v es pl a ci n g a VD S  bi as a cr oss t h e d e vi c e as w ell as a VG S bi as.  T h es e 
c o n diti o ns all o w a n el e ctr o n tr a v eli n g t hr o u g h t h e c h a n n el t o t u n n el t hr o u g h t h e g at e 
o xi d e n e ar t h e dr ai n.  T hi s m et h o d h as t h e a d v a nt a g e of n e e di n g l o w er v olt a g es t o cr e at e 
t u n n eli n g, b ut it h as t h e dr a w b a c ks of o nl y pr o vi di n g t u n n eli n g a bilit y o nt o t h e fl o ati n g
g at e, h a vi n g a n u n pr e di ct a bl e t u n n eli n g r at e f or w hi c h t h er e is n o cl os e d f or m s ol uti o n 
[ 4], as w ell as b ei n g f ar m or e d estr u cti v e.  I n a d diti o n, h ot- el e ctr o n t u n n eli n g r e q uir es a 
c h a n n el c urr e nt fr o m w hi c h it c a n dr a w its t u n n eli n g el e ctr o ns.  T h er ef or e t h e c urr e nt 
r e q uir e m e nt f or s u c h h ot- el e ctr o n pr o gr a m mi n g is m u c h hi g h er t h a n t h at of F o wl er-
N or d h ei m t u n n eli n g. 
Alt h o u g h t h e O hs a ki F G D d esi g n ori gi n all y utili z e d b ot h F o wl er- N or d h ei m 
t u n n eli n g a n d h ot el e ctr o n i nj e cti o n as pr o gr a m mi n g m et h o ds (i n 0. 8μ m b ul k C M O S), 



















no noticeable hot electron effects.  This is most likely due to the inclusion of lightly
doped drain regions in modern manufacturing to help combat short-channel effects.  This 
preventative measure will only become more prevalent as device feature sizes continue to 
shrink. Therefore Fowler-Nordheim tunneling is the chief programming option in 
modern FGD manufacturing processes.  The configuration for Fowler-Nordheim 
programming is shown in Figure 2.3.  A programming voltage pulse (Vp) is applied at the
control gate and divided over the gate capacitances to create an electric field that allows 
electrons to tunnel from the nMOS section of the FGD structure, through the gate oxide, 
and become trapped on the floating gate.  This additional charge raises the threshold of 
the nMOSFET device.  Connecting the structure in the manner shown in Figure 2.4 
allows the threshold of the FGD’s nMOSFET to be lowered by creating a field that
causes electrons trapped on the floating gate to tunnel back through the nMOS gate 
oxide. In both cases care must be taken to avoid reverse breakdown conditions.  For the 
programming operation, the junction to watch is the n-well to p-substrate junction; for the 
erasing operation the junction to be concerned about is the n+ to p-substrate junction of 





























Figure 2.3.  Programming Configuration for Single-Poly FGD [2]
����������������� 






Figure 2.4.  Erasing Configuration for Single-Poly FGD [2]
In both the programming and deprogramming case, it is assumed that tunneling
occurs through both nMOS and pMOS gate oxides.  However, the density of electrons in 
the n+ source/drain diffusions and n-type inversion layer allow more tunneling to occur 



















The extremely low current levels required for this type of programming technique
makes on chip threshold adjustment a very real possibility through the use of devices
capable of producing the required relatively high programming and erasing voltages.   A 
very likely candidate for the key component of such on chip arrangements is any of the 
variety of available charge pumps, such as the “voltage doubler” put forth in [7].
2.5 Experimental Programming/Deprogramming Results
Nine different FGDs manufactured in a 1.2!m AMI bulk CMOS process were 
tested. Four of these devices were designed with larger, square gates on the nMOS side 
of the device in the hopes of utilizing increased electromagnetic fields at the corners of
the gates to aid in producing greater tunneling effects.  These square gates, however, 
(compared in Figure 2.5) showed no performance improvement over the straight gates.
1.8µm 
1.8µm 















Table 2.1 shows the widths and lengths of the five straight gate FGDs.  There are 
two separate pairs of identical gates listed.  FGDs 2 and 3 share the same n-well, but 
FGDs 4 and 7 reside in separate n-wells. 
Table 2.1 
DIMENSIONS OF STRAIGHT GATE FGDS
PMOS NMOS 
Device Number Width (!m) Length (!m) Width (!m) Length (!m)
2 9 1.2 1.8 1.2 
3 9 1.2 1.8 1.2 
4 9 2.4 1.8 2.4 
7 9 2.4 1.8 2.4 
8 3.6 1.2 1.8 1.2 
Threshold voltages were extracted from the test devices through the use of an HP 
4145 by placing a small (200mV) voltage across the drain and source terminals of the 
device while sweeping the gate-to-source voltage.  Extracting the zero-intercept of an 
(IDS)0.5 curve, as described in [8] provided the threshold voltage. 
Figures 2.6 and 2.7 illustrate programming and deprogramming performance of 












    
 
12 
feasibility, not to establish its absolute range.  Erasing was performed on the devices to 
lower the thresholds from the abnormally high levels they arrived at.  Presumably these 
high initial thresholds were due to charge trapped during the plasma etching of the
devices.  For programming the FGDs, square wave pulses were taken from an HP 
33120A signal generator and amplified by an Intersil HA-2640 operational amplifier to 
provide a 12V magnitude, 50kHz signal of 50% duty cycle.  This configuration provided 
10µs pulses of programming voltage separated by 10µs downtimes.  This signal was 
monitored by use of an HP 54616C oscilloscope.  For deprogramming, the pulses were of
15V magnitude with a 10kHz frequency.  This resulted in 15V pulses of 50µs lengths 
occurring with 50µs spacing between them. 
A higher magnitude, longer duration pulse was required for erasure due to the 
signal being capacitively divided across the nMOS and pMOS sections of the FGD.  The 
relative sizing of the two halves of the devices aided in programming but provided a
hindrance during erasure.  As Figure 2.6 and Table 2.1 illustrate, decreasing the pMOS 
gate capacitance while maintaining identical sizing on the nMOS side of the FGD greatly
reduces the effectiveness of a given programming pulse.  Presumably a similar
relationship between the nMOS sizing with fixed pMOS dimensions and deprogramming
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Figure 2.7.  FGD Deprogramming Test Results 
2.6 Conclusion 
The FGD structure proved both programmable and erasable with reasonable
adjustment voltages using only Fowler-Nordheim tunneling.  This will allow these 
devices to provide flexible operation, such as in the two circuits proposed in this thesis. 
  










TUNEABLE SIMPLE CURRENT MIRROR 
3.1 Simple Current Mirror
One of the most fundamental building blocks of MOSFET analog/mixed signal 
systems is the simple current mirror.  This basic circuit, shown below in Figure 3.1, 




Figure 3.1.  Simple Current Mirror. 
As long as both M1 and M2 are in saturation, this configuration yields the current 
















I 2 ≈ I1 ⋅ 2 .  ( 3- 1)
β 1 
T his r el ati o ns hi p e n a bl es a r ef er e n c e c urr e nt (I 1) t o b e c o pi e d b y si m pl y a d di n g a si n gl e 
tr a nsist or, M 2.  U nf ort u n at el y, c o p yi n g a c urr e nt li k e t his will i n e vit a bl y r es ult i n s m all 
diff er e n c es i n I 1 a n d I 2 d u e t o pr o c ess v ari ati o ns, c h a n n el l e n gt h or m o bilit y m o d ul ati o n, 
u n e v e n c hi p h e ati n g, or a n y of a v ari et y of ot h er f a ct ors.  T h e cl os er t h at β 1 m at c h es β 2, 
t h e cl os er t h e o ut p ut c urr e nt (I 2) will r es e m bl e t h e i n p ut c urr e nt (I 1).  As t h es e mirr or e d 
c urr e nts ar e oft e n us e d t o bi as cir c uit c o m p o n e nts t o s p e cifi e d o p er ati n g p oi nts, v ari ati o ns 
i n t h es e c urr e nts c a n b e q uit e pr o bl e m ati c if t h e y o c c ur i n s e nsiti v e c o m p o n e nts s u c h as a
diff er e nti al p air wit hi n a n o p er ati o n al a m plifi er’s i n p ut st a g e.  T h us, k e e pi n g t h es e 
d e vi c es a n d t h e c urr e nts t h e y pr o vi d e as w ell m at c h e d as p ossi bl e is of ut m ost i m p ort a n c e 
i n a n al o g d esi g n.
3. 2 T u n a bl e Si m pl e C u r r e nt Mi r r o r 
T h e i d e a of a n a dj ust a bl e c urr e nt mirr or f or s u c h a p pli c ati o ns a p p e als t o d e si g n ers 
f or s e v er al r e as o ns.  First, it a d ds t h e o b vi o us a d v a nt a g e of p ost-f a bri c ati o n a dj ust m e nts 
t o h el p m at c hi n g.  S u c h a d e vi c e w o ul d als o all o w f or c orr e cti o ns of mi n or d esi g n fl a ws 
t o b e m a d e t h at w o ul d ot h er wis e c a us e pr o bl e ms ( s u c h as a n i n c orr e ct bi asi n g l e v el).  
Als o, t h e fl e xi bilit y of t h es e d e vi c es m a y ulti m at el y all o w “fl e xi bl e ” a n al o g st a n d ar d 


























(and therefore money).  A final advantage is that if a design specification changes, having
an adjustable device allows much greater design flexibility and avoids the need for 
redesign and subsequent fabrication cost. 
To create such a tunable simple current mirror, FGDs are used to replace the 
MOSFETs from Figure 3.1 to provide the circuit shown in Figure 3.2.  Both transistors 
are replaced with FGDs to aid in geometric matching as well as gate-source voltage
matching [2].  This configuration allows the reference section of the mirror to be fine 
tuned by making adjustments to the threshold voltage of M1, and it allows mirrored 
current to be adjusted by altering the threshold FGD M2. Note that by replicating FGD 
M2, additional output legs (mirrored currents) can be provided.  Such multi-leg
adjustable currents allow selective tuning of more sensitive sections of a circuit while






























3.3 Experimental Results 
A test mirror was constructed by connecting two identically sized devices from 
two separate die in the manner shown in Figure 3.2.  These test devices were fabricated in 
a Hewlett Packard 0.5!m bulk CMOS process. Each leg was constructed from an nMOS 
FGD device whose sizing measurements were as follows:  the W/L measurements of the 
nMOS side of the FGD were 1.8!m/1.2!m and the W/L measurements of the pMOS side 
of the FGD were 9!m/1.2!m. Figure 3.3 shows the performance of the mirror initially.
This current data was taken with an HP 4145 configured to hold each leg to a constant 
voltage (250mV) while sweeping the input current.  After each sweep the FGD with the 


















the high threshold instead of programming the lower threshold device threshold device
was an arbitrary test setup decision.  The goal of the adjusting process was to achieve a 
high degree of accurate matching at a 30!A input current. Figures 3.4 and 3.5 show 
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Figure 3.4.  Current Sweep of Mirror After 150!s Erasure Adjustment 
This level of adjustment showed significant improvement in matching compared
to the initial sweep.  Additional adjustment was applied to fine tune the matching (i.e. 
smaller number of erasure pulses were applied between measurements) resulting in the
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Figure 3.5.  Current Sweep of Mirror After 242!s Erasure Adjustment
It is easy to see there is a very high degree of accuracy at the end of the 
adjustment process. Figure 3.6 illustrates the mismatch between the input and output 
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Figure 3.6.  Current Mismatch at 30!A Over the Adjustment Period 
 This matching adjustment was performed on three separate mirrors resulting in 
worst case matching from three separate mirrors on separate die of only 0.04% at 30!A 
[2].  Matching at this level with a conventionally constructed current mirror would only
be obtainable by using much more massive transistors for improving transistor matching
[2].  Thus, this tunable current mirror provides high precision current matching with very
small silicon area. 
  





   
 




                                       
   
 
 
C H A P T E R I V 
T U N E A B L E B E T A- M U L TI P LI E R 
4. 1 B et a- m ulti pli e r C u r r e nt R ef e r e n c e 
A s e c o n d cr u ci al c o m p o n e nt f or a n y t y p e of a n al o g or mi x e d si g n al d esi g n is t h e 
r ef er e n c e cir c uit.  T his c o m p o n e nt g e n er at es t h e r ef er e n c e l e v el, eit h er a v olt a g e or a 
c urr e nt, u p o n w hi c h e v er yt hi n g i n t h e s yst e m is b as e d.  F or e x a m pl e, a r ef er e n c e c urr e nt 
c a n b e mirr or e d t hr o u g h o ut a d esi g n t o cr e at e t h e c orr e ct bi as f or i n di vi d u al st a g es. 
T h e t u n a bl e r ef er e n c e p ut f ort h i n t his t h esis is b as e d o n t h e c o n v e nti o n al b et a-
m ulti pli er t o p ol o g y d es cri b e d i n [ 9].  T h e c o n v e nti o n al cir c uit is s h o w n i n Fi g ur e 4. 1. 
T his d esi g n pr o d u c es a r ef er e n c e c urr e nt, I, d es cri b e d b y
2  1 
2 
I = ⋅ 1 −   ( 4- 1)
2  R β K1   
[ 9].  I n t his r el ati o ns hi p, K  is t h e t er m r el ati n g β 1  t o β 2  as gi v e n b el o w. 
 W 
 
β 2  L  M 2K = =  ( 4- 2)
β 1  W   










These relationships show that in order to set I at a desired level, both R and K must be 
chosen. Typically a K value of 4 is selected so that both M1 and M2 can easily remain in 
identical operation modes (such as strong inversion saturation) to maintain optimal 
matching.  The resistor, R, must be designed (in layout) to generate as close to the ideal 
calculated resistance as possible.  This can be problematic when process variations can 
induce 10% to 30% changes in passive resistor values in a standard CMOS process.  It
becomes even more difficult to achieve an ideal current reference output when other 
variations such as temperature are included. 



















4.2 Tunable Beta-multiplier Current Reference
A tunable current source helps eliminate these problems.  Simply replacing the
standard beta-multiplier’s resistor with a FGD that has been programmed to operate as a
depletion-mode (negative VT) MOSFET creates a tunable current reference whose 
programmable resistor should also provide temperature compensation in some 
applications. This unique circuit is shown below in Figure 4.2. 

















   
 
 
   
 
2 6 
B y i ns uri n g t h at t h e F G D is o p er at e d i n tri o d e (li n e ar) m o d e a n d c o n n e cti n g it as 
s h o w n a b o v e, t h e F G D f u n cti o ns as a r esist or w h os e v al u e is e x pr ess e d i n E q u ati o n ( 4- 3) 
w h er e V T  i s t h e n M O S t hr es h ol d of t h e F G D a n d β R  is t h e tr a ns c o n d u ct a n c e p ar a m et er of 
t h e n M O S s e cti o n of t h e F G D ( as d efi n e d i n E q u ati o n ( 4- 4)). 
1
R ≈ −  ( 4- 3)
β R ⋅V T 
 W   ( 4- 4)
β R = µ n C O X   
 L  n M O S ,F G D 
4. 3 E x p e ri m e nt al R es ults 
A s el e cti o n of t h e str ai g ht g at e F G Ds us e d i n s e cti o n 3 w er e er as e d u ntil t h e y 
b e c a m e d e pl eti o n d e vi c e s.  T y pi c al r es ults fr o m t h es e F G Ds aft er er asi n g t h e m u ntil t h e y 
o p er at e d as d e pl eti o n d e vi c es ( a n d r esist ors) ar e s h o w n i n Fi g ur e 4. 3.  I n t hi s fi g ur e 
n M O S wi dt h t o l e n gt h r ati os of 1. 5 t o 1 a n d 1 t o 1. 5 ar e s h o w n.  T h e H P F G Ds us e d i n 
t his e x p eri m e nt w er e arr a n g e d o n t h e c hi p e x a ctl y as t h e A MI F G Ds, as dis c uss e d i n 
s e cti o n 2. 5. 
As cl e arl y s h o w n i n Fi g ur e 4. 4, a gr e at r a n g e of r e sist a n c e is p ossi bl e fr o m t h e 
s a m e F G D.  T his r a n g e all o ws t h e o ut p ut c urr e nt of t h e t u n a bl e c urr e nt r ef er e n c e t o b e 
gr e atl y alt er e d b y a dj usti n g t h e R  v al u e i n E q u ati o n ( 4- 1) as l o n g as c ar e is t a k e n t o k e e p 
t h e d e vi c e o p er ati n g i n t h e li n e ar r e gi o n.  M ai nt ai ni n g t h e F G D i n li n e ar o p er ati o n is 











(V D S )R < (V G S − V T )R ( 4- 5) 
is m ai nt ai n e d.   
3 0 0 
2 5 0 
2 0 0 
R e si st a n c e 1 5 0 
( k o h  m s) 
1 0 0 
5 0 
0 
- 2 - 1. 5 - 1 - 0. 5 
Vt h ( V ) 
0 
Fi g ur e 4. 3.  R esist a n c e V al u es of F G D i n a 0. 5 μ m H P Pr o c ess 
F G  D  2: p M  O S = 9/ 1. 2 , n  M  O S = 1. 8/ 1 . 2 
F G  D  3: p M  O S = 9/ 1. 2 , n  M  O S = 1. 8/ 1 . 2 







Fi g u r es 4. 4 a n d 4. 5 ill ustr at e t h e c o nsist e n c y of t h es e r es ults b y c o m p ari n g t est 
r es ults fr o m f o ur s e p ar at e di e o n i d e nti c al d e vi c es w h os e n M O S wi dt h t o l e n gt h r ati o is 















-1.4 -1.2 -1 -0.8 -0.6 
Vth (V) 
-0.4 -0.2 0 
Chip 21  
Chip 22  
Chip 23  
Chip 24  
Device3: pMOS = 9/1.2, nMOS = 1.8/1.2 
Figure 4.4.  FGD programmable resistance comparison between multiple die for nMOS 


















-1.2 -1 -0.8 -0.6 -0.4 -0.2 0 
Vth (V) 
Figure 4.5.  FGD programmable resistance comparison between multiple die for nMOS 






Figures 4.4 and 4.5 clearly illustrate that a given FGD design maintains very
similar performance from chip to chip.  This consistency is quite an advantage for the
FGD over most standard CMOS resistors.  Another advantage of the FGD over a 
standard resistor for many applications is the reduction in chip area. Despite having to 
use the area of both an nMOSFET and a pMOSFET, the FGD can achieve resistances on 
the order of k" in a tiny fraction of the layout area required by an on-chip poly or 
















sili ci d e d p ol ysili c o n. I n a di git al pr o c ess, n or m all y a n o nsili ci d e ( or sili ci d e “ bl a n ki n g ”) 
m as k o pti o n is n ot pr o vi d e d. 
E x a mi ni n g t his r ef er e n c e f or its t h e or eti c al t e m p er at ur e b e h a vi or yi el ds 
i nt er esti n g r es ults.  I ns erti n g E q u ati o n ( 4- 3) i nt o ( 4- 1) r es ults i n E q u ati o n ( 4- 6) f or Io ut . 
2  1 
2
 ( 4- 6)I = ⋅ 1 −  o ut 2  K 1    −  β 1 (β ⋅V T )n M O S ,F G D   
C h o osi n g a t y pi c al v al u e f or K  ( 4), a n d i n cl u di n g ( 4- 4), all o ws ( 4- 6) t o b e si m plifi e d i nt o 
 W 
2 
   ( 4- 7)
 L  n M O S ,F G D µ n ⋅ C o x 2= ⋅ ( )  .I ⋅ Vo ut T n M O S ,F G D
 W  2
  
 L  1 
Gr o u pi n g t er ms l e a ds t o 
I = A ⋅ µ ( )2 ,⋅ Vo ut Tn n M O S ,F G D  ( 4- 8) 



















 ( 4- 9)
  
 L  n M O S ,F G D C O XA = ⋅ . 
 W  2
  
 L  1 
T a ki n g t h e d eri v ati v e of Io ut  wit h r es p e ct t o t e m p er at ur e g e n er at es t h e r el ati o ns hi p 
∂ I  ∂  ∂ o ut 2 2= A 

 µ n  ⋅ ( )V T n M O S ,F G D + µ n ⋅ ( )V T n M O S ,F G D 

 .  ( 4- 1 0)d T  dt  dt 
I ns erti n g ( 4- 1 0) i nt o t h e t e m p er at ur e c o effi ci e nt (T C ) r el ati o ns hi p s h o w n i n E q u ati o n ( 4-
1 1)  gi v es t h e T C  of t h e t u n a bl e r ef er e n c e ( E q u ati o n ( 4- 1 1)). 
1 ∂ I o ut  ( 4- 1 1)T C = ⋅I O U T I o ut d T 
µ 1 ∂ ( )1 ∂ V n T n M O S ,F G DT C = ⋅ + 2 ⋅ ⋅I O U T µ dt ( )V d T  ( 4- 1 2)n T n M O S ,F G D 
S u b stit uti n g t y pi c al st a n d ar d C M O S v al u es f or m o bilit y fr o m [ 9] a n d V T  v ari ati o n 
e xtr a ct e d fr o m si m ul ati o n of a t y pi c al 0. 5 μ m H P pr o c ess r es ults i n E q u ati o n ( 4- 1 3).  T his 
e q u ati o n s h o ws t h e t h e or eti c al r es ult of a dj usti n g t h e F G D t hr es h ol d wit h r e s p e ct t o t h e 














1. 5 2  m V 
T C ≅ − + ⋅ − 0. 3 6 5   ( 4- 1 3)I O U T 0T ( )V T n M O S ,F G D  C  
H S PI C E w as us e d t o si m ul at e t his pr o p os e d t u n a bl e b et a- m ulti pli er c urr e nt 
r ef er e n c e usi n g H P 0. 5μ m m o d els fr o m M O SI S wit h t h e F G D r esist or r e pr es e nt e d as 
s h o w n i n Fi g ur e 2. 2.  T hi s si m ul at e d r ef er e n c e w a s d esi g n e d t o pr o d u c e a 2 0 μ A c urr e nt at 
2 7 o  C.  T h e si m ul ati o n pr o d u c e d t h e “si m ul at e d ” T Cs s h o w n i n Fi g ur e 4. 7.  At e a c h n e w 
v al u e of t hr es h ol d v olt a g e, t h e W/ L r ati o of t h e n M O S s e cti o n of t h e F G D w as a dj ust e d 
t o pr o d u c e a c urr e nt of 2 0μ A ± 5 %.  Fi g ur e 4. 7 als o s h o ws v al u es of T C, as c al c ul at e d 
wit h E q u ati o n ( 4- 1 3), o v er a n i d e nti c al t hr es h ol d v olt a g e r a n g e.  T his s et of d at a is t h e 
o n e l a b el e d “first t h e or y. ” 
T h e n e ar c o nst a nt g a p a cr oss m ost of t h e c ur v e i n Fi g ur e 4. 7 s e e ms t o i n di c at e 
diff er e nt c arri er m o bilit y b et w e e n t h e si m ul at e d cir c uit a n d t h e c al c ul at e d v al u es.  T his 
dis p arit y w o ul d aff e ct t h e first t er m i n E q u ati o n ( 4- 1 3) pr o d u ci n g s u c h a li n e ar offs et 
( a p pr o xi m at el y 2 2 0 0 p p m).  A dj usti n g t h e n u m er at or of c arri er m o bilit y t er m fr o m – 1. 5 t o 
– 2. 1 5 pr o d u c e d t h e d at a li n e l a b el e d “ a dj ust e d t h e or y. ”  T h e “ b u m p ” i n t h e si m ul at e d 
v al u es b et w e e n t hr es h ol d s of – 0. 3 V a n d – 0. 7 V is m ost li k el y d u e t o t h e l o os e c o nstr ai nt 
(± 5 %) t h e c urr e nt w as r e q uir e d t o m e et d uri n g si m ul ati o n.  T h e i n cr e asi n g dis p arit y 






















Figure 4.6.  Comparison of TC Values for Tunable Reference Circuit
Utilizing these equations results in a straightforward design technique for the
tunable reference.  First, a VT is chosen for the FGD to provide the desired TC at a given 
temperature.  Then a value is selected for A (Equation (4-9)) to provide the desired Iout. 
One complication for using the tunable reference is designing the tuning ability
into the reference.  Switches must be included to isolate the FGD from the rest of the
Simulated 
F irst Theory  
Adjusted Theory 















circuit (between the source of M2 and the drain of the FGD) and to switch the control 
gate connection from ground to the programming pulse.  Similar connection rerouting is 
necessary to provide the ability to erase a programmed FGD in this circuit.  An example
circuit including the needed switches is shown below in Figures 4.7 and 4.8. 






























Figure 4.8.  Switching Diagram for Programmable Reference 
  








Experimental results confirm the operation of the FGD.  Both programming and 
deprogramming operations proved successful, obtaining a wide range of threshold 
voltages.  The FGDs were successfully tested operating under a variety of conditions.  In
all cases the FGDs functioned as conventional nMOSFETs under identical conditions. 
The tunable simple current mirror performed very well.  With a measured 
matching level of better than 0.04% in the targeted current range, it demonstrated that 
with the replacement of a current mirror’s MOSFETs with FGDs provides a very high 
precision current mirror in a comparatively small area. 
The programmable current reference provides interesting theoretical data.  
Although the circuit has not been fabricated, the experimental data of the FGD 
functioning as a resistor and the theoretical temperature performance both provided 
encouraging results. 
There are several possible areas of future work with these designs.  The first
potential future project is the creation and verification of a pMOS version of the FGD.  
Another variant of the FGD of interest would be one with twin control gates.  Also, 







both verifying its predicted functionality and allowing examination of its temperature 
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